Senior Technical Program Manager - Tegra — San Francisco
NVIDIA · US, CA, Santa Clara
Posted Posted 1 hour ago
Refyne take
This Senior Technical Program Manager - Tegra role at NVIDIA was posted in the last 5 days. Before applying, run your resume through the checker on the right — most rejections here are keyword and formatting mismatches, not qualifications.
NVIDIA is seeking an experienced SW project management leader to help us define, build and complete end-to-end solution. It covers from chip entire silicon life cycle, for Embedded, Automotive and DataCenter.
Today NVIDIA is building a platform and solutions for Robotics, Autonomous Machines and DataCenter making it a great time to join our company and this team! We are looking for a SOC CPU system sw chip manager to help us coordinate and implement software activities for next generation SOC chip & products development. This critical position is part of the core diag team for all SOC chip related activities. Join us!
What you’ll be doing:
• Lead and execute all aspects of SOC CPU system sw planning and execution - coordinate the POR, pre-silicon development, pre-silicon validation, Silicon and Platform bring-up and productization.
• Identify and drive all technical, logistical related activities including running complex project schedules, removing roadblocks and meeting all silicon and platform milestones.
• Ensure teams are providing all needed collaterals for the SW Product Life Cycle development process
• As the focal point, schedule and lead status meetings, handle communication of progress/status within/across all key collaborators & dependencies across multiple geographic locations.
• Partner closely with product design teams to define, prioritize, and execute bring-up of their custom requirements.
What we need to see:
• Bachelors or master’s degree in computer/Electronics engineering or related field (or equivalent experience)
• 8+ overall years of proven experience in related areas
• Deep understanding of the SW development life cycle
• Proven SW Technical program management background in a matrix organization
• Strong understanding of systems architecture: CPU, memory, buses and interconnects, Power Management, Operating Systems and device drivers
Ways to stand out from the crowd:
• Proven track record in leading SW for SOCs and Platform bring up
• Experience in Pre-Silicon/Post-Silicon bring-up of complex SoC, and Platform
• Experience in design and development of Kernel, System Software or drivers, or diagnostic software
• Strong understanding of silicon and platform validation, characterization process, SOC micro-architecture, platform architecture
Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
136,000 USD – 218,500 USD for Level 4; and 176,000 USD – 276,000 USD for Level 5.
You will also be eligible for equity and benefits .
Applications for this job will be accepted at least until November 3, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Explore related searches
Browse the wider category, city and company pages this role belongs to.
More jobs at NVIDIA
- Senior Logic Design Engineer, Cache Coherent InterconnectsNVIDIA · US, CA, Santa ClarahybridseniorPosted 1 hour ago
- Senior Mask Design Engineer - HardwareNVIDIA · US, CA, Santa ClaraonsiteseniorPosted 1 hour ago
- AI Hardware ArchitectNVIDIA · US, CA, Santa ClaraonsitestaffPosted 1 hour ago
- Developer Relations Manager – AI NativesNVIDIA · US, CA, Santa ClaraonsitemidPosted 1 hour ago
- Manager, Compiler EngineeringNVIDIA · US, OR, HillsboroonsitemidPosted 1 hour ago
- Senior ASIC Design EngineerNVIDIA · US, CA, Santa ClarahybridseniorPosted 1 hour ago