Senior PCB Library Engineer — San Francisco
NVIDIA · US, CA, Santa Clara
Posted Posted 1 hour ago
Refyne take
This Senior PCB Library Engineer role at NVIDIA was posted in the last 5 days. Before applying, run your resume through the checker on the right — most rejections here are keyword and formatting mismatches, not qualifications.
NVIDIA is seeking a highly skilled Senior PCB Library Engineer to own the development, validation, and release of PCB library assets supporting the world's most advanced computing platforms.
In this role, you will serve as a technical expert for PCB component implementation, footprint architecture, padstack development, and library quality. You will partner closely with layout, mechanical, package, schematic, manufacturing, and operations teams to ensure library data enables successful product execution across NVIDIA's Data Center, AI, Networking, Automotive, and Graphics businesses.
You will be responsible for creating and maintaining high-quality library content while driving technical standards, design consistency, manufacturing readiness, and continuous improvement across the PCB design ecosystem.
What you'll be doing:
• Develop, validate, and release PCB footprints, padstacks, schematic symbols, panel definitions, and mechanical library content using Cadence Allegro and related design tools.
• Review component package drawings, supplier specifications, and engineering requirements to create robust, manufacturable library data.
• Act as a technical authority for component implementation strategies, package interpretation, and PCB design best practices.
• Work directly with PCB Layout, Mechanical Engineering, Component Engineering, Manufacturing, SI/PI, and Operations teams to resolve technical issues and improve design quality.
• Apply strong DFM, DFA, and DFT principles to all library deliverables.
• Establish and maintain library standards, development procedures, and quality control methodologies.
• Support advanced technologies including HDI, fine pitch devices, via-in-pad, high-speed interconnects, advanced package integration, and next-generation PCB manufacturing processes.
• Participate in root cause investigations related to component implementation, manufacturing issues, and library quality escapes.
• Drive continuous improvement initiatives, including automation, workflow enhancement, and library scalability.
What we need to see
• BS degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, Manufacturing Engineering, or a related field (or equivalent experience).
• 6+ years of experience in PCB library development, PCB layout, component engineering, manufacturing engineering, or related fields.
• Expert-level knowledge of PCB component footprint development and package interpretation.
• Deep understanding of PCB fabrication and PCB assembly manufacturing processes.
• Strong proficiency with Cadence Allegro PCB Designer.
• Strong understanding of DFM, DFA, DFT methodologies, IPC-7351 standards, IPC Class 2/Class 3 requirements, PCB stackups, via structures, padstacks, and manufacturing tolerances.
• Experience interpreting mechanical drawings, package outlines, GD&T, and component specifications.
Ways to stand out from the crowd
• Experience supporting enterprise-scale PCB libraries for complex computing or networking products.
• Strong PCB layout, component engineering, or manufacturing engineering background.
• Experience working directly with PCB fabrication suppliers, assembly vendors, and component manufacturers.
• Knowledge of advanced PCB technologies including HDI, sequential lamination, mSAP, advanced packaging, and high-speed interconnects.
• Experience with automation and scripting (Python, SKILL, TCL, SQL) and/or IPC CID/CID+ certification.
Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
168,000 USD – 258,750 USD for Level 4; and 200,000 USD – 322,000 USD for Level 5.
You will also be eligible for equity and benefits .
Applications for this job will be accepted at least until November 3, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Explore related searches
Browse the wider category, city and company pages this role belongs to.
More jobs at NVIDIA
- Senior Logic Design Engineer, Cache Coherent InterconnectsNVIDIA · US, CA, Santa ClarahybridseniorPosted 1 hour ago
- Senior Mask Design Engineer - HardwareNVIDIA · US, CA, Santa ClaraonsiteseniorPosted 1 hour ago
- AI Hardware ArchitectNVIDIA · US, CA, Santa ClaraonsitestaffPosted 1 hour ago
- Developer Relations Manager – AI NativesNVIDIA · US, CA, Santa ClaraonsitemidPosted 1 hour ago
- Manager, Compiler EngineeringNVIDIA · US, OR, HillsboroonsitemidPosted 1 hour ago
- Senior ASIC Design EngineerNVIDIA · US, CA, Santa ClarahybridseniorPosted 1 hour ago